This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

| BLACK BORDERS
| IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
| FADED TEXT OR DRAWING
| BLURRED OR ILLEGIBLE TEXT OR DRAWING
| SKEWED/SLANTED IMAGES
| COLOR OR BLACK AND WHITE PHOTOGRAPHS
| GRAY SCALE DOCUMENTS
| LINES OR MARKS ON ORIGINAL DOCUMENT
| REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
| OTHER: ______


IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

Refine Search

Search Results -

Terms	Documents
(700/5 709/213 709/214 709/251 710/305 710/317 710/300 710/62 710/4 710/72 711/141 711/148 711/120 712/14 712/211).ccls.	4434



Search History

DATE: Wednesday, August 11, 2004 Printable Copy Create Case

Set
Name Query
side by
side

Hit Set
Count result

DB=USPT, USOC; PLUR=YES; OP=OR

 $\underline{L1} \quad 710/305, 317, 300, 62, 4, 72; 711/141, 148, 120; 709/213, 214, 251; 700/5; 712/14, 211.ccls. \quad 4434 \quad \underline{L1} \quad 211.000, 211, 211.000, 211.0000, 211.0000, 211.0000, 211.0000, 211.0000, 211.0000, 211.0000, 211.0000, 211.0000, 211.0000,$

END OF SEARCH HISTORY

Refine Search


Search Results -

Terms	Documents
L1 and L3	16

Database:

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search:





Search History

DATE: Wednesday, August 11, 2004 Printable Copy Create Case

Set Name side by side	<u>Query</u>	<u>Hit</u> <u>Count</u>	Set Name result set
DB	=USPT,USOC; PLUR=YES; OP=OR		
<u>L4</u>	11 and L3	16	<u>L4</u>
<u>L3</u>	L2 near10 cache	46	<u>L3</u>
<u>L2</u>	((shared or common) adj1 memory) near10 (multprocessor or (multi adj1 processor))	352	<u>L2</u>
<u>L1</u>	710/305,317,300,62,4,72;711/141,148,120;709/213,214,251;700/5;712/14,211.ccls	. 4434	<u>L1</u>

END OF SEARCH HISTORY







EEE HOME SEARCH	IEEE SHOP WEB ACCOUNT CONTACT IEEE
Membership Publica	tions/Services Standards Conferences Careers/Jobs
)[बर्बर)	Welcome United States Patent and Trademark Office Welcome United States Patent and Trademark Office Second States Patent and Trademark Office Welcome United States Patent and Trademark Office Second States Patent and Trademark Office
	E Peer Review Quick Links ** Se.
Welcome to IEEE Xplore®	
O- Home O- What Can I Access? O- Log-out	Your search matched 7 of 1060766 documents. A maximum of 500 results are displayed, 15 to a page, sorted by Relevance Descending order.
Tables of Contents	Refine This Search:
	You may refine your search by editing the current search expression or entering
O- Journals & Magazines	new one in the text box. (shared or common) and memory <and>multiprocess Search</and>
O- Conference	The application of the second
Proceedings	☐ Check to search within this result set
O- Standards	Results Key:
Search	JNL = Journal or Magazine CNF = Conference STD = Standard
O- By Author O- Basic O- Advanced Member Services O- Join IEEE O- Establish IEEE	1 The impact of negative acknowledgments in shared memory scienti applications Mainak Chaudhuri; Heinrich, M.; Parallel and Distributed Systems, IEEE Transactions on , Volume: 15 , Issue: 2 , Feb 2004 Pages:134 - 150
Web Account	[Abstract] [PDF Full-Text (1831 KB)] IEEE JNL
O Access the IEEE Member Digital Library IEEE Enterprise Access the IEEE Enterprise	2 A DSM architecture for a parallel computer Cenju-4 Hosomi, T.; Kanoh, Y.; Nakamura, M.; Hirose, T.; High-Performance Computer Architecture, 2000. HPCA-6. Proceedings. Sixth International Symposium on , 8-12 Jan. 2000 Pages: 287 - 298
File Cabinet	[Abstract] [PDF Full-Text (384 KB)] IEEE CNF
Print Format	The effect of limited network bandwidth and its utilization by latent hiding techniques in large-scale shared memory systems Sunil Kim; Veidenbaum, A.V.; Parallel Architectures and Compilation Techniques., 1997. Proceedings. 1997 International Conference on , 10-14 Nov. 1997 Pages:40 - 51 [Abstract] [PDF Full-Text (1284 KB)] IEEE CNF

4 Performance evaluation of a WDMA OIDSM multiprocessors

I-Shyan Hwang;

Parallel and Distributed Systems, 1996. Proceedings., 1996 International Conference on , 3-6 June 1996

Pages: 162 - 168

[Abstract] [PDF Full-Text (556 KB)] IEEE CNF

5 Computation/communication balance-point modeling in multiproce

Hamacher, V.C.;

Communications, Computers and Signal Processing, 1999 IEEE Pacific Rim Conference on , 22-24 Aug. 1999

Pages:141 - 144

[Abstract] [PDF Full-Text (380 KB)] IEEE CNF

6 Performance evaluation of cache depot on CC-NUMA multiprocessor

Hung-Chang Hsiao; Chung-Ta King;

Parallel and Distributed Systems, 1998. Proceedings., 1998 International Conference on , 14-16 Dec. 1998

Pages:519 - 526

[Abstract] [PDF Full-Text (204 KB)] IEEE CNF

7 The performance impact of false subpage sharing in KSR1

Cukic, B.; Bastani, F.B.;

Frontiers of Massively Parallel Computation, 1995. Proceedings. 'Frontiers '95 Fifth Symposium on the , 6-9 Feb. 1995

Pages:64 - 71

[Abstract] [PDF Full-Text (560 KB)] IEEE CNF

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account |
New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online
Publications | Help | FAQ| Terms | Back to Top

Copyright © 2004 IEEE - All rights reserved

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE

Standards Publications/Services Membership

United States Patent and Trademark Office Welcome

I EE E X plore®
1 Million Bocuments
1 Million Users

» ABSTRACT PLUS

Welcome to IEEE Xplore

- What Can → Home

| Access? > Log-out

Quick Links

FAQ Terms IEEE Peer Review

Help

Search Results [PDF FULL-TEXT 204 KB] PREV NEXT DOWNLOAD CITATION Request Permissions

Tables of Contents

O- Journals & Magazines Conference

Proceedings > Standards

Search

O- By Author

> Advanced - Basic

Member Services

- Establish IEEE → Join IEEE

Web Account

Digital Library O- Access the IEEE Member

IEEE Enterprise LEEF Enformatise O Access the

File Cabinet

Performance evaluation of cache depot on CC-NUMA

multiprocessors

Chung-Ta King Hung-Chang Hsiao

Dept. of Comput. Sci., Nat. Tsing Hua Univ., Hsinchu, Taiwan;

This paper appears in: Parallel and Distributed Systems, 1998. Proceedings., 1998

International Conference on

Meeting Date: 12/14/1998 - 12/16/1998 Publication Date: 14-16 Dec. 1998

Location: Tainan Taiwan

On page(s): 519 - 526

Reference Cited: 15

Number of Pages: xxi+826

Inspec Accession Number: 6135775

Abstract:

memory access (CC-NUMA) multiprocessors, in which nodes in the system store extra network load more evenly. We study the design strategy for cache depot that: enhances memory blocks on behalf of other nodes. In this way memory requests from a node Cache depot is a performance enhancement technique on cache-coherent non-uniform This not only reduces memory access latency and network traffic, but also spreads the can be satisfied by nearby depot nodes without going all the way to the home node.

ပ ch b g e ch e eee eee

þe

þe

þe

O ပ

Print Format

memory blocks for other nodes; and employs a new multicast routing scheme, which is performance of the CC-NUMA multiprocessor by 11% to 21%. We have also studied in simulator to evaluate the effectiveness of the design strategy. Performance results from the network interface of each node to include a depot cache, which stores those extra hierarchical, scalable interconnection network. We have developed an execution-driven coherence messages. By considering message routing and depot caches together the called the multi-hop worms and works cooperatively with depot **caches**, to transmit design concept can be applied even to those CC-NUMA systems that have a nonusing four SPLASH-2 benchmarks show that the design strategy improves the depth various factors which affect the performance of cache depot

Index Terms:

cache-coherent non-uniform memory access coherence cache storage data integrity distributed shared memory systems message passing multicast routing multi-hop worms multicast routing scheme network interface network load network scalable interconnection CC-NUMA multiprocessors messages execution-driven simulator memory access latency memory blocks message performance enhancement technique performance evaluation communication performance evaluation storage management SPLASH-2 benchmarks cache depot network traffic

Documents that cite this document

There are no citing documents available in IEEE Xplore at this time.

Search Results [PDF FULL-TEXT 204 KB] PREV NEXT DOWNLOAD CITATION

Copyright © 2004 IEEE — All rights reserved

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your | Feedback | Technical Support | Email Alerting | No Robots Please Notes | IEEE Online Publications | Help | FAQ| Terms | Back to Top

ee

ပ

þe

þę

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE

				-
Membership	Membership Publications/Services Standards Conferences Careers/Jo	Standards	Conferences	Careers/Jo
			Welcome	Welcome
	RELEASE 1.8		שובח אומובא גמ	

◎IEEE

p s



demark Office

» ABSTRACT PLUS

Welcome to IEEE Xplore FAQ

IEEE Peer Review Terms

Quick Links

Search Results [PDF FULL-TEXT 380 KB] PREV NEXT DOWNLOAD CITATION

- What Can Access? O-Log-out - Home

Request Permissions RIGHTSLINKO

Tables of Contents

O- Journals & Magazines Conference

Proceedings O- Standards

O- By Author

> Advanced P Basic

Member Services

- Establish IEEE Web Account → Join IEEE

Digital Library O- Access the IEEE Member

IEEE Enterprise File Cabinet O- Access the

(EBE Enfortuse

Computation/communication balance-point modeling in

multiprocessors

Hamacher, V.C.

Dept. of Electr. & Comput. Eng., Queen's Univ., Kingston, Ont., Canada;

This paper appears in: Communications, Computers and Signal Processing, 1999

IEEE Pacific Rim Conference on

Meeting Date: 08/22/1999 - 08/24/1999 Publication Date: 22-24 Aug. 1999

Location: Victoria, BC Canada On page(s): 141 - 144

Reference Cited: 5

Inspec Accession Number: 6497422 Number of Pages: xv+618

Abstract:

component of the miss penalty, for the case of large systems, is the network delay. Using only a relatively small number of node parameters (cache miss rate, cache line length, An analytic model for predicting processor utilization in a CC-NUMA (cache coherent non-uniform memory access) shared-memory multiprocessor is developed. The interconnection network in such systems transfers cache line messages between processor caches and memory modules on read and write misses. The major

g e ch ch b e eee eee

þe

þe

þe

ပ

ee

Print Format

parameters, the processor utilization values determined by the analytic model are within Reads to Writes), along with the bandwidth and delay versus throughput characteristics number of outstanding transfer **requests** allowed, **memory** access time, proportion of utilization values derived from an independent detailed simulation study. In particular, of the network, the analytic model is shown to give good estimates of the processor 10% of the simulation results. Processor utilizations vary from 0.41 to 0.88. The or multiprocessor sizes of 72 and 108 nodes, and for variations in the node interconnection network involved is a hierarchical slotted-ring system

Index Terms:

processor caches processor utilization prediction read and write misses throughput multiprocessor interconnection networks shared memory systems CC-NUMA shared-memory nterconnection network memory module miss penalty multiprocessors network delay computation/communication balance-point modeling hierarchical slotted-ring system multiprocessor analytic model bandwidth cache line message transfer characteristics parameters

Documents that cite this document

There are no citing documents available in IEEE Xplore at this time.

Search Results [PDF FULL-TEXT 380 KB] PREV NEXT DOWNLOAD CITATION

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please Notes | IEEE Online Publications | Help. | FAQ| Terms | Back to Top

Copyright @ 2004 IEEE — All rights reserved

ပ

þe

þe

þe

Previous Doc Next Doc Go to Doc#

Generate Collection Print

L4: Entry 2 of 15

File: USPT

May 18, 2004

DOCUMENT-IDENTIFIER: US 6738870 B2

TITLE: High speed remote storage controller

Abstract Text (1):

A high speed remote storage controller system for a computer system has cluster nodes of symmetric <u>multiprocessors</u>. A plurality of clusters of symmetric multiprocessors each of has a plurality of processors, a shared cache memory, a plurality of I/O adapters and a main memory accessible from the cluster. Each cluster has an interface for passing data between cluster nodes of the symmetric multiprocessor system. Each cluster has a local interface and interface controller. The system provides one or more remote storage controllers each having a local interface controller and a local-to-remote data bus. A remote resource manager manages the interface between clusters of symmetric multiprocessors. The remote store controller is responsible for processing data accesses across a plurality of clusters and processes data storage operations involving shared memory. A macro'is provided for processing a plurality of simultaneous data storage operations either synchronously through interaction with a sequential multistage centralized pipeline to serialize requests and provide address interlocking services or asynchronously whereby main memory accesses bypass a centralized system pipeline. These accesses can occur in parallel with other remote storage operations.

CLAIMS:

1. A high speed remote storage controller system for a computer system having cluster nodes of symmetric <u>multiprocessors</u>, comprising one or more remote storage controllers each having an associated local interface controller, and a local-toremote data bus, and the one or more remote storage controllers responsive to a remote management system for managing the resources comprising the remote storage controller for data accesses between clusters of symmetric multiprocessors which are controlled for inter nodal storage operations by one of said remote storage controller system, each of which clusters has a plurality of processors, a shared cache memory, a plurality of I/O adapters and a main memory accessible from the cluster, said remote store controller while processing data accesses across a plurality of clusters for data storage operations involving shared memory and inter nodal storage operations, enlisting a single one of said remote storage controller to perform remote cast outs, store requests from an I/O adapter, main storage padding operations, and main memory move page operations and while performing remote data storage operations to main memory, said enlisted single remote storage controller also handles cross cluster invalidations associated with maintaining inter-nodal cache coherency for said computer system having cluster nodes of symmetric multiprocessors, and which contains a deadlock avoidance mechanism designed to detect inter-nodal deadlocks which normally result from one resource on a local cluster waiting for a second resource on a remote cluster which is deadlocked against a third resource on said remote cluster waiting for a fourth resource on the local cluster which is deadlocked against said first resource on the local cluster, and which employs a fast hang quiesce mechanism embedded in each remote storage resource which works in conjunction with similar fast hang quiesce mechanisms throughout the System Controller to prevent system-wide hangs either caused by the failure of the current remote storage resource to make forward progress or by the failure of another operation somewhere in the Storage Controller to make forward progress.

Previous Doc Next Doc

Go to Doc#

Previous Doc

Next Doc

Go to Doc#

Print

Generate Collection

L4: Entry 2 of 15

File: USPT

May 18, 2004

US-PAT-NO: 6738870

DOCUMENT-IDENTIFIER: US 6738870 B2

TITLE: High speed remote storage controller

DATE-ISSUED: May 18, 2004

INVENTOR-INFORMATION:

NAME

CITY

STATE ZIP CODE COUNTRY

Van Huben; Gary A.

Poughkeepsie

NY

Blake; Michael A.

Wappingers Falls

NY

Mak; Pak-Kin

Poughkeepsie

NY

ASSIGNEE-INFORMATION:

NAME

STATE ZIP CODE COUNTRY TYPE CODE CITY

International Business Machines

Corporation

Armonk NY

02

APPL-NO: 09/ 745593 [PALM] DATE FILED: December 22, 2000

PARENT-CASE:

RELATED APPLICATIONS This application entitled "High Speed Remote Storage Controller" is related to U.S. Ser. No. 09/745,830, filed Dec. 22, 2003 and entitled "Method for deadlock avoidance in a cluster environment"; and also to U.S. Ser. No. 09/747,686, filed Dec. 22, 2003, and entitled "Clustered Computer System with Deadlock Avoidance". These co-pending applications and the present application are owned by one and the same assignee, International Business Machines Corporation of Armonk, N.Y. The descriptions set forth in these co-pending applications are hereby incorporated into the present application by this reference. Trademarks: S/390 and IBM are registered trademarks of International Business Machines Corporation, Armonk, N.Y., U.S.A. Other names such as z900 may be registered trademarks or product names of International Business Machines Corporation or other companies.

INT-CL: [07] G06 F 12/00

US-CL-ISSUED: 711/150; 711/124, 711/130, 711/147, 711/148 US-CL-CURRENT: 711/150; 711/124, 711/130, 711/147, 711/148

FIELD-OF-SEARCH: 711/124, 711/130, 711/148, 711/147, 711/150, 709/214

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

Search Selected

Search ALL

Clear

PAT-NO ISSUE-DATE PATENTEE-NAME US-CL

☐ 6108753 August 2000 Bossen et al. 711/118

☐ 6175905 January 2001 Manning 711/169

FOREIGN PATENT DOCUMENTS

FOREIGN-PAT-NO

PUBN-DATE

COUNTRY

US-CL

945798

September 1999

ΕP

OTHER PUBLICATIONS

Store Pad (Clear Line) Service Mechanism, IBM Technical Disclosure Bulletin, Apr. 1983, vol. 25, No. 11A, pp. 5893-5841.*

Multiprocessing System Memory Access Queue and Scheduling Apparatus, IBM Technical Disclosure Bulletin, May 1992, vol. 34, No. 12, pp. 299-300.*

Jim Handy, The Cache Memory Book, 1998, Academic Press, pp. 72-75.*

IBM PPC403GCX Embedded Controllers User's Manual, May 1998, IBM Coporation, pp. 4-1 to 4-3.

ART-UNIT: 2188

PRIMARY-EXAMINER: Padmanabhan; Mano

ASSISTANT-EXAMINER: Ross; John M

ATTY-AGENT-FIRM: Augspurger; Lynn L.

ABSTRACT:

A high speed remote storage controller system for a computer system has cluster nodes of symmetric multiprocessors. A plurality of clusters of symmetric multiprocessors each of has a plurality of processors, a shared cache memory, a plurality of I/O adapters and a main memory accessible from the cluster. Each cluster has an interface for passing data between cluster nodes of the symmetric multiprocessor system. Each cluster has a local interface and interface controller. The system provides one or more remote storage controllers each having a local interface controller and a local-to-remote data bus. A remote resource manager manages the interface between clusters of symmetric multiprocessors. The remote store controller is responsible for processing data accesses across a plurality of clusters and processes data storage operations involving shared memory. A macro is provided for processing a plurality of simultaneous data storage operations either synchronously through interaction with a sequential multistage centralized pipeline to serialize requests and provide address interlocking services or asynchronously whereby main memory accesses bypass a centralized system pipeline. These accesses can occur in parallel with other remote storage operations.

4 Claims, 10 Drawing figures

Previous Doc Next Doc Go to Doc#

Generate Collection Print

L4: Entry 4 of 15

File: USPT

Nov 11, 2003

DOCUMENT-IDENTIFIER: US 6647453 B1

TITLE: System and method for providing forward progress and avoiding starvation and livelock in a multiprocessor computer system

Brief Summary Text (14):

Briefly, the invention relates to a system and method for avoiding "livelock" and "starvation" among two or more input/output (I/O) devices competing for the same data in a symmetrical multiprocessor (SMP) computer system. The SMP computer system includes a plurality of interconnected processors having corresponding caches, one or more memories that are shared by the processors, and a plurality of I/O bridges to which the I/O devices are coupled. Each I/O bridge includes one or more upstream buffers and one or more downstream buffers. An up engine is coupled to the upstream buffer and is controls the flow of information, including requests for data, from the I/O devices to the processors and shared memory. A down engine is coupled to the downstream buffer, and controls the flow of information from the processors and shared memory to the I/O devices. A cache coherency protocol is executed in the I/O bridge in order to keep the data in the downstream buffer coherent with the processor caches and shared memory. As part of the cache coherency protocol, the I/O bridge obtains "exclusive" (not shared) ownership of all data fetched from the processor caches and the shared memory, and invalidates and releases any data in the downstream buffer that is requested by a processor or by some other I/O bridge.

<u>Previous Doc</u> <u>Next Doc</u> <u>Go to Doc#</u>

Generate Collection Print

L4: Entry 4 of 15

File: USPT

Nov 11, 2003

US-PAT-NO: 6647453

DOCUMENT-IDENTIFIER: US 6647453 B1

TITLE: System and method for providing forward progress and avoiding starvation and livelock in a multiprocessor computer system

DATE-ISSUED: November 11, 2003

INVENTOR-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY

Duncan; Samuel H. Arlington MA

Ho; Steven Westford MA

ASSIGNEE-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY TYPE CODE

Hewlett-Packard Development Company, Houston TX 02

APPL-NO: 09/ 652984 [PALM]
DATE FILED: August 31, 2000

PARENT-CASE:

L.P.

INCORPORATION BY REFERENCE OF RELATED APPLICATIONS This patent application is related to the following co-pending, commonly owned U.S. Patent Applications, all of which were filed on even date with the within application for United States Patent and are each hereby incorporated by reference in their entirety: U.S. patent application Ser. No. 09/652,644 entitled ADAPTIVE DATA PREFETCH PREDICTION ALGORITHM; U.S. patent application Ser. No. 09/653,133 entitled UNIQUE METHOD OF REDUCING LOSSES IN CIRCUITS USING V.sup.2 PWM CONTROL; U.S. patent application Ser. No. 09/652,641 entitled IO SPEED AND LENGTH PROGRAMMABLE WITH BUS POPULATION; U.S. patent application Ser. No. 09/652,458 entitled PARTITION FORMATION USING MICROPROCESSORS IN A MULTIPROCESSOR COMPUTER SYSTEM; U.S. Provisional Patent Application Ser. No. 60/304,167 entitled SYSTEM AND METHOD FOR USING FUNCTION NUMBERS TO INCREASE THE COUNT OF OUTSTANDING SPLIT TRANSACTIONS; U.S. patent application Ser. No. 09/653,180 entitled ONLINE ADD/REMOVAL OF SERVER MANAGEMENT INFRASTRUCTURE; U.S. patent application Ser. No. 09/652,494 entitled AUTOMATED BACKPLANE CABLE CONNECTION IDENTIFICATION SYSTEM AND METHOD; U.S. patent application Ser. No. 09/652,459 entitled CLOCK FORWARDING DATA RECOVERY; U.S. patent application Ser. No. 09/652,980 entitled CLOCK FORWARD INITIALIZATION AND RESET SIGNALING TECHNIQUE; U.S. patent application Ser. No. 09/944,515 entitled PASSIVE RELEASE AVOIDANCE TECHNIQUE; U.S. patent application Ser. No. 09/652,985 entitled COHERENT TRANSLATION LOOK-ASIDE BUFFER; U.S. patent application Ser. No. 09/652,645 entitled DETERMINISTIC HARDWARE BEHAVIOR BETWEEN MULTIPLE ASYNCHRONOUS CLOCK DOMAINS THROUGH THE NOVEL USE OF A PLL; and U.S. patent application Ser. No. 09/655,171 entitled VIRTUAL TIME OF YEAR CLOCK.

INT-CL: [07] G06 F 13/36, G06 F 13/00, G06 F 12/00

US-CL-ISSUED: 710/306; 710/100, 710/104, 710/300, 710/310, 711/141 US-CL-CURRENT: 710/306; 710/100, 710/104, 710/300, 710/310, 711/141

FIELD-OF-SEARCH: 710/100, 710/300, 710/104, 710/306, 710/310, 711/141

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

	Search Selected	Search ALL Clear	
PAT-NO	ISSUE-DATE	PATENTEE-NAME	US-CL
5515523	May 1996	Kalkunte et al.	
5625779	April 1997	Solomon et al.	
5884100	March 1999	Normoyle et al.	
6014690	January 2000	VanDoren et al.	
6035376	March 2000	James	711/145
6078997	June 2000	Young et al.	711/144
 6094686	July 2000	Sharma	
6247102	June 2001	Chin et al.	
6389526	May 2002	Keller et al.	712/30

OTHER PUBLICATIONS

Chapter 3 Memory Management, http://www.linuxdoc.org/LDP/tlk/mm/memory.html, (c) 1996-1999, pp. 1-23.

Multiprocessors (7 pages).

Russo, Andrew P., The AlphaServer 2100 I/O Subsystem, http://www.digital.com, (c) 1994, pp. 1-13.

Duncan, Samuel H., Keefer, Craig D., McLaughlin, Thomas A., High Performance I/O Design in the AlphaServer 4100 Symmetric Multiprocessing System, Compaq Digital Technical Journal, pp. 1-24.

Steinman, Maurice B., Harris, George J., Kocev, Andrej, Lamere, Virginia C. and Pannell, Roger D., The AlphaServer 4100 Cached Processor Module Architecture and Design, Digital Technical Journal, pp. 1-29.

Bannon, Peter, Alpha 21364: A Scalable Single-chip SMP, (c) 1999, pp. 1-4. New Compaq AlphaServer GS Series Architecture White Paper, Compaq Computer Corporation, (c) 2000, pp. 1-11.

ART-UNIT: 2181

PRIMARY-EXAMINER: Vo; Tim

ABSTRACT:

A system and method avoids "livelock" and "starvation" among two or more input/output (I/O) devices of a symmetrical multiprocessor (SMP) computer system competing for the same data. The SMP computer system includes a plurality of interconnected processors, one or more memories that are shared by the processors, and a plurality of I/O bridges to which the I/O devices are coupled. A cache coherency protocol is executed the I/O bridges, which requires the I/O bridges to

obtain "exclusive" (not shared) ownership of all data stored by the bridges. In response to a request for data currently stored by an I/O bridge, the bridge first copies at least a portion of that data to a non-coherent buffer before invalidating the data. The bridge then takes the largest amount of the data saved in its non-coherent buffer that its knows to be coherent, and releases only that known coherent amount to the I/O device, and then discards all of the saved data.

11 Claims, 11 Drawing figures

Previous Doc Next Doc Go to Doc#

Generate Collection Print

L4: Entry 5 of 15

File: USPT

Oct 21, 2003

DOCUMENT-IDENTIFIER: US 6636926 B2

TITLE: Shared memory multiprocessor performing cache coherence control and node

controller therefor

Brief Summary Text (9):

The system according to the second reference described above, in which each node is not configured only with a processor having a cache memory, is a multiprocessor system in which each node is configured with a processor including a cache memory, a memory and an I/O device. This system is what is called a distributed shared memory multiprocessor (physically-distributed logically-shared memory multiprocessor), in which the memories and the I/O devices are distributed physically among the nodes but shared logically by the nodes. In the system according to the second reference, a plurality of nodes are coupled to each other by buses for address and coupled by a crossbar switch for data. By use of four address buses, four address snoop operations can be performed in parallel. The physical address space is divided into four parts so that each address bus can snoop different address spaces at the same time.

CLAIMS:

1. A shared memory multiprocessor comprising: a plurality of nodes each configured with at least one of a processor having a cache memory, a memory device and an I/O device, and a node controller; and an inter-node connection network for interconnecting a plurality of said nodes; wherein at least one of a plurality of said nodes includes said processor and at least one of said memory device and said I/O device, and the whole of a plurality of said nodes include at least one said processor, at least one said memory device and at least one said I/O device; wherein said node controller of each of a plurality of said nodes includes a processor unit constituting an interface with said processor in a local node, at least a memory unit constituting an interface with said memory device in the local node and an I/O unit constituting an interface with said I/O device in the local node, a network unit constituting an interface with said inter-node connection network, and an intra-node connection circuit for connecting said processor unit and at least one of said memory device and said I/O device to said inter-node connection network unit; wherein said processor unit includes an inter-unit address decode circuit and a cache coherence control circuit, said inter-unit address decode circuit decoding the control information and the address information in a memory access request or an I/O access request issued by the processor in the local node, and adding to said access request the information on the node associated with the memory unit or the I/O unit intended as a destination of said access request, the information on the unit intended as a destination of said access request, and the cache coherence control information indicating whether the cache coherence control is required or not, said cache coherence control circuit performing the cache coherence control of the processor in the local node in the case where the cache coherence control information added to the access request received from said network unit indicates that the cache coherence control is required; wherein said I/O unit includes an inter-unit address decode circuit whereby the node information and the unit information for the memory unit or the I/O unit intended as a access request destination and the cache coherence control information indicating whether the cache coherence control is required or not are added to the memory access

request or the I/O access request issued by the I/O device in the local node; wherein said network unit includes a transfer unit for transferring the access request received from said intra-node connection circuit to said inter-node connection network, and a transfer unit for transferring the access request transferred thereto from said inter-node connection network to said intra-node connection network; wherein said intra-node connection circuit transfers said access request to the unit in the local node designated as a destination of transfer based on the cache coherence control information, the node information and the unit information added to the access request transferred from said inter-node connection network through said network unit; and wherein said inter-node connection network transfers said access request to the node designated by the cache coherence control information and the node information added to the access request received from said network unit.

6. A shared memory multiprocessor comprising: a plurality of nodes each configured with at least one of a processor having a cache memory, a memory device and an I/O device, and a node controller; and an inter-node connection network for interconnecting a plurality of said nodes; wherein at least one of a plurality of said nodes includes said processor and at least one each of said memory device and said I/O device, and the whole of a plurality of said nodes include at least one said processor, at least one said memory device and at least one said I/O device; wherein said node controller of each of a plurality of said nodes includes a processor unit constituting an interface with said processor in the local node, a memory unit constituting an interface with said memory device in the local node and/or an I/O unit constituting an interface with said I/O device in the local node, a network unit constituting an interface with said inter-node connection network, and an intra-node connection circuit for connecting said processor unit, at least one of said memory device and said I/O device, and said network unit; wherein said processor unit includes an inter-unit address decode circuit and a cache coherence control circuit, said inter-unit address decode circuit decoding the control information and the address information in said access request, and operating in such a manner that the information on the node associated with the memory unit or the I/O unit intended as an access request destination, the information on the unit intended as an access request destination, and the cache coherence control information indicating whether the cache coherence control is required or not, are added to a memory access request or an I/O access request issued by the processor in the local node, said cache coherence control unit performing the cache coherence control of the processor in the local node in the case where the cache coherence control information added to the access request received from said network unit indicates that the cache coherence control is required,; wherein said I/O unit includes an inter-unit address decode circuit for adding the node information and the unit information for the memory unit or the I/O unit intended as an access request destination and the cache coherence control information indicating whether the cache coherence control is required or not, to the memory access request or the I/O access request issued by the I/O device in the local node; wherein said network unit includes a transfer unit for transferring the access request received from said intra-node connection circuit to said inter-node connection network, and a transfer unit for transferring the access request transferred thereto from said inter-node connection network to said intra-node connection network; wherein said intra-node connection circuit operates in such a manner that in the case where a unit in the local node is designated as the destination of transfer based on the cache coherence control information, the node information and the unit information added to the access request transferred from said inter-node connection network through said network unit, said access request is transferred to the unit designated as the transfer destination; wherein said intra-node connection circuit includes a unit designation circuit for designating the destination of transfer of said access request based on the cache coherence control information, the node information and the unit information added to the access request transferred from said inter-node connection network, and a transfer unit for transferring said access request to the unit connected to said intra-node

connection circuit in response to the designation of said unit designation circuit; wherein said inter-node connection network includes a node designation circuit for designating the destination of transfer of said access request based on the cache coherence control information, the node information and the unit information added to the access request sent out from said network unit, and a transfer unit for transferring said access request in response to the designation of said node designation circuit; and wherein that access request issued by said processor or said I/O device which requires the cache coherence control is broadcast to all the nodes requiring the cache coherence control, while the access request not requiring the cache coherence control is transferred only to the node intended as a destination.

9. A node controller included in each node of a shared memory multiprocessor comprising a plurality of nodes each configured with at least one of a processor having a cache memory, a memory device and an I/O device, and a node controller, and an inter-node connection network for interconnecting a plurality of said nodes; wherein at least one of a plurality of said nodes includes said processor and at least one each of said memory device and said I/O device, and the whole of a plurality of said nodes include at least one said processor, at least one said memory device and at least one said I/O device; wherein said node controller of each of a plurality of said nodes includes a processor unit constituting an interface with said processor in the local node, at least one of a memory unit constituting an interface with said memory device in the local node and an I/O unit constituting an interface with said I/O device in the local node, a network unit constituting an interface with said inter-node connection network, and an intranode connection circuit for connecting said processor unit, at least one of said memory device and said I/O device, and said network unit to each other; wherein said processor unit includes an inter-unit address decode circuit and a cache coherence control circuit, said inter-unit address decode circuit decoding the control information and the address information in said access request, and operating in such a manner that the information on the node associated with the memory unit or the I/O unit intended as an access request destination, the information on the unit intended as an access request destination, and the cache coherence control information indicating whether the cache coherence control is required or not, are added to a memory access request or an I/O access request issued by the processor in the local node said cache coherence control circuit performing the cache coherence control of the processor in the local node in the case where said cache coherence control information added to the access request received from said network unit indicates that the cache coherence control is required; wherein said I/O unit includes an inter-unit address decode circuit for adding the node information and the unit information for the memory unit or the I/O unit intended as an access request destination and the cache coherence control information indicating whether the cache coherence control is required or not, to the memory access request or the I/O access request issued by the I/O device in the local node; wherein said network unit includes a transfer unit for transferring the access request received from said intra-node connection circuit to said inter-node connection network, and a transfer unit for transferring the access request transferred thereto from said inter-node connection network to said intra-node connection network; wherein said intra-node connection circuit includes a route designation circuit for designating the destination of transfer of the access request transferred from said inter-node connection network, based on the cache coherence control information, the node information and the unit information added to said access request, and a transfer unit for transferring said access request to a unit connected to said intra-node connection circuit in response to the designation of said route designation circuit; and wherein that access request issued by said processor or said I/O device which requires the cache coherence control is broadcast to all the nodes requiring the cache coherence control, and the access request not requiring the cache coherence control is transferred only to the node intended as a destination.

13. A shared memory multiprocessor comprising: a plurality of nodes each configured with at least one of a processor having a cache memory, a memory device and an I/O device; and an inter-node connection network for interconnecting a plurality of said nodes; wherein at least one of a plurality of said nodes includes said processor and at least one each of said memory device and said I/O device, and the whole of a plurality of said nodes include at least one said processor, at least one said memory device and at least one said I/O device; wherein each of a plurality of said nodes includes an information adding unit for adding the cache coherence control information indicating whether the cache coherence control is required or not and the node information indicating the node constituting a destination of transfer (destination of access), to the access request issued by said processor or said I/O device in the local node, and outputting the resulting information, and a transfer unit for selectively transferring the access request from said information adding unit to said inter-node connection network; and wherein said inter-node connection network includes a transfer unit which, based on said cache coherence control information and said node information added to the access request, transfers said access request to all the nodes requiring the cache coherence control among a plurality of said nodes in the case where said cache coherence control information indicates that the cache coherence control is required, and transfers said access request only to the node indicated by the node information added to said access request in the case where said cache coherence control information indicates that the cache coherence control is not required.

Previous Doc

Next Doc

Go to Doc#

Generate Collection

Print

L4: Entry 5 of 15

File: USPT

Oct 21, 2003

US-PAT-NO: 6636926

DOCUMENT-IDENTIFIER: US 6636926 B2

TITLE: Shared memory multiprocessor performing cache coherence control and node

controller therefor

DATE-ISSUED: October 21, 2003

INVENTOR-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY Yasuda; Yoshiko Tokorozawa JΡ Hamanaka; Naoki JΡ Tokyo Shonai; Toru Hachioji JP Akashi; Hideya Kunitachi JP Tsushima; Yuji Kokubunji JP Uehara; Keitaro Kokubunji JΡ

ASSIGNEE-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY TYPE CODE

Hitachi, Ltd. Tokyo JP 03

APPL-NO: 09/ 740816 [PALM]
DATE FILED: December 21, 2000

FOREIGN-APPL-PRIORITY-DATA:

COUNTRY APPL-NO

JΡ

11-366235 December 24, 1999

INT-CL: [07] $\underline{G06}$ \underline{F} $\underline{13/00}$, $\underline{G06}$ \underline{F} $\underline{15/167}$

US-CL-ISSUED: 710/305; 710/317, 711/141, 709/213, 700/5 US-CL-CURRENT: 710/305; 700/5, 709/213, 710/317, 711/141

FIELD-OF-SEARCH: 710/305, 710/317, 710/300, 710/62, 710/4, 710/72, 711/141,

711/148, 711/120, 709/213, 709/214, 709/251, 700/5, 712/14, 712/211

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

APPL-DATE

Search Selected Search ALL Clear

PAT-NO

ISSUE-DATE

PATENTEE-NAME

US-CL

4747043	May 1988	Rodman
6011791	January 2000	Okada et al.
6092173	July 2000	Sasaki et al.
6378029	April 2002	Venkitakrishnan et al.
6466825	October 2002	Wang et al.

OTHER PUBLICATIONS

"RISC System/6000SMP System," 1995 Comcon95 Proceedings, pp. 102-109. "Starfire: Extending the SMP Envelope," 1998 Micro Jan./Feb. pp. 39-49.

ART-UNIT: 2181

PRIMARY-EXAMINER: Ray; Gopal C.

ABSTRACT:

Each node includes a node controller for decoding the control information and the address information for the access request issued by a processor or an I/O device, generating, based on the result of decoding, the cache coherence control information indicating whether the cache coherence control is required or not, the node information and the unit information for the transfer destination, and adding these information to the access request. An intra-node connection circuit for connecting the units in the node controller holds the cache coherence control information, the node information and the unit information added to the access request. When the cache coherence control information indicates that the cache coherence control is not required and the node information indicates the local node, then the intra-node connection circuit transfers the access request not to the inter-node connection circuit interconnecting the nodes but directly to the unit designated by the unit information.

19 Claims, 16 Drawing figures

Previous Doc

Next Doc

Go to Doc#

Generate Collection

Print

L4: Entry 9 of 15

File: USPT

Jul 11, 2000

DOCUMENT-IDENTIFIER: US 6088768 A

TITLE: Method and system for maintaining cache coherence in a multiprocessor-multicache environment having unordered communication

Detailed Description Text (4):

With reference now to the figures and in particular with reference to FIG. 1, there is shown a pictorial representation of a parallel processor or <u>multiprocessor</u> computer system which may be utilized to implement the method and system of the present invention. Such a computer system would contain at least one <u>shared memory</u> 10, at least two caching agents capable of maintaining cached copies from the <u>shared memory</u>, and an interconnect structure 20 between the memory and the cached agents that provides concurrent and unordered transport of communications. The caching agent maintaining the cached copies from the <u>shared memory is typically either a processor with integral cache or an input/output</u> (I/O) device with integral cache. Here, each <u>processor is shown having its own cache</u>, local memory and I/O unit, all connected to a common node.

Previous Doc

Next Doc

Go to Doc#

Generate Collection

Print

L4: Entry 9 of 15

File: USPT

Jul 11, 2000

US-PAT-NO: 6088768

DOCUMENT-IDENTIFIER: US 6088768 A

TITLE: Method and system for maintaining cache coherence in a multiprocessor-multicache environment having unordered communication

DATE-ISSUED: July 11, 2000

INVENTOR-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY

Baldus; Donald Francis Mazeppa MN
Duffield; Nancy Joan Rochester MN
Hoover; Russell Dean Rochester MN
Willis; John Christopher Rochester MN
Ziegler; Frederick Jacob Rochester MN

ASSIGNEE-INFORMATION:

Corporation

NAME CITY STATE ZIP CODE COUNTRY TYPE CODE

International Business Machines Armonk NY 02

APPL-NO: 08/ 174648 [PALM]
DATE FILED: December 28, 1993

INT-CL: [07] G06 F 12/00, G06 F 13/00

US-CL-ISSUED: 711/141; 711/118, 711/119, 711/130 US-CL-CURRENT: 711/141; 711/118, 711/119, 711/130

FIELD-OF-SEARCH: 395/471, 395/472, 395/474, 395/477, 395/479, 395/446, 711/3,

711/117, 711/118, 711/119, 711/130, 711/141, 711/154, 711/147

Search Selected

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

Search ALL

Clear

JS-CL
395/457
370/85.15
370/85.1
371/32
3 : 3 :

	•		
5101402	March 1992	Chiu et al.	370/17
5115431	May 1992	Williams et al.	370/94.1
5167035	November 1992	Mann et al.	395/182.02
5274787	December 1993	Hirano et al.	395/470
5297269	March 1994	Donaldson et al.	395/472
5404482	April 1995	Stamm et al.	395/435
5404483	April 1995	Stamm et al.	395/471

ART-UNIT: 272


PRIMARY-EXAMINER: Thai; Tuan V.

ATTY-AGENT-FIRM: Felsman, Bradley, Vaden, Gunter & Dillon, LLP

ABSTRACT:

A method and system for providing cache coherence despite unordered interconnect transport. In a computer system of multiple memory devices or memory units having shared memory and an interconnect characterized by unordered transport, the method comprises sending a request packet over the interconnect from a first memory device to a second memory device requiring that an action be carried out on shared memory held by the second memory device. If the second memory device determines that the shared memory is in a transient state, the second memory device returns the request packet to the first memory device; otherwise, the request is carried out by the second memory device. The first memory device will continue to resend the request packet each time that the request packet is returned.

15 Claims, 4 Drawing figures



Multiprocessor system with distributed shared memory

having hot plug function for main memories

----- KWIC -----


Abstract Text - ABTX (1):

A multiprocessor system of a distributed shared memory structure has a hot plug function for main memories. Each of nodes of the multiprocessor system has a processor, an IO unit, a main memory, a mover, and a routing control unit. If a memory read access request is issued from the processor, the IO unit, or the mover to the main memory of a master node, the routing control unit instructs the master node to transfer the memory read access request. If a memory write access request is issued from the processor, the IO unit, or the mover to the main memory of the master <u>node</u>, the routing control unit instructs both the master <u>node</u> and a slave <u>node</u> to transfer the memory write <u>access</u> request when in a multicasting mode, and instructs only the master node to transfer the memory write access request when not in the multicasting mode.

Claims Text - CLTX (1):

PEDDDDG DO

1. A multiprocessor system of a distributed shared memory structure having a plurality of nodes each comprising at least one processor and a main memory, comprising: means for managing the same memory addresses in two nodes; means for holding information of the two nodes as a master node and a slave node; means for transferring a read access request from one of a processor and an I/O unit with respect to said main memory to a master node; a flag indicative of whether a write access request from one of the processor and the I/O unit with respect to said main memory is to be transferred to the master node or to the master node and the slave node; means for transferring the write access request to the master node if said flag indicates that the write access request is to be transferred to the master node; means for transferring the write access request to the master node and the slave node if said flag indicates that the write access request is to be transferred to the master node and the slave node; means for holding address information of a memory space of the main memory of each of the nodes; lock read access means for reading data from



瀬(EAST Browser-L4: (14) 3 same access\$3 | US 5802578 A | Tag: S | Doc: T3/14 | Format : KWIU <u>File Edit View Tools Window H</u>elp US-PAT-NO: 5802578 DOCUMENT-IDENTIFIER: US 5802578 A TITLE: Multinode computer system with cache for combined tags ----- KWIC -----Previous patent Abstrac Abstract Text - ABTX (1): Local memory on a node in a multinode, multiprocessor computer system with distributed shared memory and a remote cache is efficiently updated through the use of a combined tag stored in a tag cache. In response to a local processor request for access to local memory that does not contain a current copy of the data requested, a combined tag is formed from a memory tag and a remote cache tag. The combined tag allows the node to operate in accordance with the network protocol such as the Scalable Coherent Interface (SCI) while the memory THE DEPOSE is being updated, acting as memory in response to requests from other nodes to the memory and as a cache in response to requests from other nodes to the remote cache. In this way the memory is updated quickly and the remote cache is not required to store data that is better stored in the local memory.

Hit List

Clear	Generate Collection	Print	Fwd Refs	Bkwd Refs
	- Gener	ate OACS		

Search Results - Record(s) 1 through 10 of 16 returned.

☐ 1. Document ID: US 6745294 B1

Using default format because multiple data bases are involved.

L4: Entry 1 of 16

File: USPT

Jun 1, 2004

US-PAT-NO: 6745294

DOCUMENT-IDENTIFIER: US 6745294 B1

TITLE: Multi-processor computer system with lock driven cache-flushing system

DATE-ISSUED: June 1, 2004

INVENTOR-INFORMATION:

CITY STATE NAME ZIP CODE COUNTRY Wilson; Kenneth Mark San Jose CA Pong; Fong Mountain View CA Russell; Lance Hollister CA Nguyen; Tung Cupertino CA

Xu; Lu San Jose CA

US-CL-CURRENT: 711/135; 710/200, 711/133, 711/136, 711/141, 711/142, 711/147

Full Title Citation Front Review Classification Date Reference Servicines Abstraction Claims KWIC Draw De 2. Document ID: US 6678799 B2

2. Document 1D. 00 00/0/// B2

L4: Entry 2 of 16

File: USPT

Jan 13, 2004

US-PAT-NO: 6678799

DOCUMENT-IDENTIFIER: US 6678799 B2

TITLE: Aggregation of cache-updates in a multi-processor, shared-memory system

Full Title Citation Front Review Classification Date Reference (18/11/2010 1971) Claims KVMC Draw. De

☐ 3. Document ID: US 6675262 B1

L4: Entry 3 of 16

File: USPT


Jan 6, 2004

US-PAT-NO: 6675262

DOCUMENT-IDENTIFIER: US 6675262 B1

h eb bgeeef eg ef be

TITLE: Multi-processor computer system with cache-flushing system using memory recall




US-PAT-NO: 6636949

DOCUMENT-IDENTIFIER: US 6636949 B2

TITLE: System for handling coherence protocol races in a scalable shared memory

system based on chip multiprocessing



US-PAT-NO: 6243794

DOCUMENT-IDENTIFIER: US 6243794 B1

TITLE: Data-processing system with CC-NUMA (cache-coherent, non-uniform memory access) architecture and remote cache incorporated in local memory

Full T	Title Cita	tion	Front	Review	Classification	Date	Reference	340 /444	Edit Judin S	Clair	ns k	OMC	Draw, D
***************************************								**************************************		······································	***************************************		
П 6	Doci	ımen	t ID•	LIS 61	41692 A	······	***************************************	***************************************	***************************************	***************************************	****************		
□ 6	5. Doci	umen	t ID:	US 61	41692 A	***************************************				***************************************	************************	anthrocethau.co	

US-PAT-NO: 6141692

DOCUMENT-IDENTIFIER: US 6141692 A

TITLE: Directory-based, shared-memory, scaleable multiprocessor computer system


having deadlock-free transaction flow sans flow control protocol

Full Title	Citation	Front	Review	Classification	Date	Reference	Sale of 124	Claims	KWIC	Draw, D
F 7 1		4 ID	TIC CO	CO 4 CO . A		***************************************			······································	**************************************
□ 7. I	Documer	nt ID:	US 60.	58458 A		AND THE PROPERTY OF THE PROPER				

US-PAT-NO: 6058458

DOCUMENT-IDENTIFIER: US 6058458 A

TITLE: Multi-processor system having a shared program memory and related method



Next Page

Go to Doc#

e b b g ee e f e g e f b e

Previous Page

h

Hit List

Clear Generate Collection Print Fwd Refs Bkwd Refs
Generate OACS

Search Results - Record(s) 11 through 16 of 16 returned.

☐ 11. Document ID: US 5752258 A

Using default format because multiple data bases are involved.

L4: Entry 11 of 16

File: USPT

May 12, 1998

US-PAT-NO: 5752258

DOCUMENT-IDENTIFIER: US 5752258 A

TITLE: Encoding method for directory state in cache coherent distributed shared

memory system

DATE-ISSUED: May 12, 1998

INVENTOR-INFORMATION:

NAME

CITY

STATE

ZIP CODE

COUNTRY

Guzovskiy; Aleksandr

Lowell

MA

Zak, Jr.; Robert C.

Lexington

MA

Bromley; Mark

Andover

MA

US-CL-CURRENT: 711/120; 711/124, 711/145

Full	Title	Citation F	Front	Review	Classification	Date	Reference	and the part of the second	Clair	ms k	OMC	Draw, De
	12.	Docume	nt ID:	US 5	680571 A	***************************************			*/ <u>11712</u> ************************************	WITH THE RESIDENCE OF THE PARTY	***************************************	Annina, out pour les
L4:	Entr	y 12 of	16			File:	USPT		Oct	21.	199	7

US-PAT-NO: 5680571

DOCUMENT-IDENTIFIER: US 5680571 A

TITLE: Multi-processor data processing system with multiple, separate instruction

and operand second level caches


Full	Title	Citation	Front	Review	Classification	Date	Reference	डेब्यू जो छड्ड स्मिन्स (milens)	Claims	KWAC	Draw, D
	13.	Docum	ent ID): US 5	535116 A				**************************************		***************************************
T.4 •	Ent	ry 13 o	£ 16			r:la	: USPT		Jul 9,	100	26

US-PAT-NO: 5535116

DOCUMENT-IDENTIFIER: US 5535116 A

** See image for Certificate of Correction **


TITLE: Flat cache-only multi-processor architectures



US-PAT-NO: 5530933

DOCUMENT-IDENTIFIER: US 5530933 A


TITLE: Multiprocessor system for maintaining cache coherency by checking the coherency in the order of the transactions being issued on the bus



US-PAT-NO: 5060144

DOCUMENT-IDENTIFIER: US 5060144 A


TITLE: Locking control with validity status indication for a multi-host processor system that utilizes a record lock processor and a cache memory for each host processor



US-PAT-NO: 4885680

DOCUMENT-IDENTIFIER: US 4885680 A

TITLE: Method and apparatus for efficiently handling temporarily cacheable data



Change Format Display Format: -

Next Page Previous Page

Go to Doc#